You are here: Home » News » JTAG Boundary Scan Test
Sunday, 20 May 2012

JTAG Boundary Scan Test meets iSYSTEM's Debug and Emulation Tools

To cope with the challenges of future hardware components tests ( JTAG Boundary Scan Test according to IEEE 1149.1), boundary scan and JTAG emulation must be combined. For this merge extensive microcontroller knowledge is necessary. Emulator and debugger manufacturers like iSYSTEM have developed this expertise over many years. The technology partnership between GÖPEL and iSYSTEM is the catalyst for prompt preparation and integration of microcontroller knowledge into existing GOEPEL tools.

 
JTAG Boundary Scan Test
 
Thomas Wenzel, CEO of GOEPEL electronic, stated about the new partnership: “From the beginning it was important for us not to reinvent the wheel of JTAG/Boundary Scan Test (IEEE 1149.1), but to drive technology with smart part­­nerships. For that we have created another software platform called VarioTAP that allows partner companies like iSYSTEM to integrate and position their knowledge by software IP or models. Our customers rely on a generic solution that is independent from the microcontroller used and already prepared for future applications and standards.”
 
“For iSYSTEM the cooperation with GOEPEL is another important milestone in the implement­ation of our V-model strategy. Over the last years we demonstrated how traditional software develop­ment tools can be cost-saving, integrated and used in the whole software development and test process. The synergistic effects associated with the cooperation of GOEPEL and iSYSTEM and the desired penetrative cross linking of both technologies gives customers new perspectives in effective software and hardware testing aligned to current microprocessor techniques.”, stated Erol Simsek, Director Sales & Marketing of iSYSTEM AG.